

## **PALM INTRANET**

Day: Friday Date: 9/3/2004 Time: 15:33:36

### **Inventor Name Search Result**

Your Search was:

Last Name = DORIS First Name = BRUCE

Application#	Patent#	Status	Date Filed	Title	Inventor Name 51
<u>10876873</u>	Not Issued	020	06/25/2004	LOW-GIDL MOSFET STRUCTURE AND METHOD FOR FABRICATION	DORIS, BRUCE B
10872605	Not Issued	020	06/21/2004	HYBRID SUBSTRATE TECHNOLOGY FOR HIGH-MOBILITY PLANAR AND MULTIPLE-GATE MOSFETS	DORIS, BRUCE B.
10862073	Not Issued	020	06/04/2004	STRUCTURE AND METHOD TO FABRICATE ULTRA-THIN SI CHANNEL DEVICES	DORIS, BRUCE B.
<u>10830347</u>	Not Issued	020	04/22/2004	STRAINED SILICON CMOS ON HYBRID CRYSTAL ORIENTATIONS	DORIS, BRUCE B.
10793084	Not Issued	030	03/04/2004	AMORPHOUS AND POLYCRYSTALLINE SILICON NANOLAMINATE	DORIS, BRUCE B.
10751831	Not Issued	071	01/05/2004	STI STRESS MODIFICATION BY NITROGEN PLASMA TREATMENT FOR IMPROVING PERFORMANCE IN SMALL WIDTH DEVICES	DORIS, BRUCE B.
10732322	Not Issued	030	12/10/2003	SECTIONAL FIELD EFFECT DEVICES AND METHOD OF FABRICATION	DORIS, BRUCE B
<u>10725849</u>	Not Issued	030	12/02/2003	ULTRA-THIN SI CHANNEL MOSFET USING A SELF-ALIGNED OXYGEN IMPLANT AND DAMASCENE TECHNIQUE	DORIS, BRUCE B.
10725848	Not Issued	030	12/02/2003	ULTRA-THIN SI MOSFET DEVICE STRUCTURE AND METHOD OF MANUFACTURE	DORIS, BRUCE B

1072	2873 ->>_	Not Issued	041	11/26/2003	::	DORIS, BRUCE B.
<u>1071</u>	7737 📆	Not Issued	020	11/20/2003	DUAL GATE FINFET	DORIS, BRUCE B
<u>1071</u>	1200	Not Issued	019	01/01/0001	MULTI-GATE DEVICE WITH HIGH K DIELECTRIC FOR CHANNEL TOP SURFACE	DORIS, BRUCE B.
<u>1071</u>	1182	Not Issued	019	01/01/0001		DORIS, BRUCE B
<u>1071</u>	0277	Not Issued	020	06/30/2004	STRUCTURE AND METHOD FOR MANUFACTURING PLANAR SOI SUBSTRATE WITH MULTIPLE ORIENTATIONS	DORIS, BRUCE B.
<u>1071</u>	<u>0273</u>	Not Issued	020	06/30/2004	ULTRA THIN BODY FULLY-DEPLETED SOI MOSFETS	DORIS, BRUCE B.
<u>1071</u>	0272 + - - - - - - - - - - - -	Not Issued	019	01/01/0001	METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES	DORIS, BRUCE B.
<u>1070</u>	9314 + E	Not Issued	030	04/28/2004	METHOD FOR FORMING NARROW GATE STRUCTURES ON SIDEWALLS OF A LITHOGRAPHICALLY DEFINED SACRIFICIAL MATERIAL	DORIS, BRUCE B.
1070	9248 	Not Issued	030	04/23/2004	STRUCTURE AND METHOD OF MANUFACTURING A FINFET DEVICE HAVING STACKED FINS	DORIS, BRUCE B.
1070	9239	Not Issued	030	04/23/2004	STRUCTURES AND METHODS FOR MANUFACTURING OF DISLOCATION FREE STRESSED CHANNELS IN BULK SILICON AND SOI CMOS DEVICES BY GATE STRESS ENGINEERING WITH SIGE AND/OR SI:C	DORIS, BRUCE B.
1070	9129	Not Issued	030	04/15/2004	METHODS FOR MANUFACTURING A FINFET USING A CONVENTIONAL WAFER AND APPARATUS MANUFACTURED THEREFROM	DORIS, BRUCE B.

10708451	Not Issued	030	03/04/2004	PLANAR PEDESTAL MULTI GATE DEVICE	DORIS, BRUCE B.
<u>10708430</u>	Not Issued	030	03/03/2004	MOBILITY ENHANCED CMOS DEVICES	DORIS, BRUCE B.
10708378	Not Issued	030	02/27/2004	HYBRID SOI/BULK SEMICONDUCTOR TRANSISTORS	DORIS, BRUCE B.
<u>10707878</u>	Not Issued	030	01/20/2004	::	DORIS, BRUCE B.
10707840	Not Issued	020	01/16/2004	PROTECTING SILICON GERMANIUM SIDEWALL WITH SILICON FOR STRAINED SILICON/SILICON GERMANIUM MOSFETS	DORIS, BRUCE B.
<u>10707690</u>	Not Issued	030	01/05/2004	STRUCTURES AND METHODS FOR MAKING STRAINED MOSFETS	DORIS, BRUCE B.
10707018	Not Issued	030	11/14/2003	STRESSED SEMICONDUCTOR DEVICE STRUCTURES HAVING GRANULAR SEMICONDUCTOR MATERIAL	DORIS, BRUCE B
<u>10701526</u>	Not Issued	030	11/06/2003	HIGH MOBILITY CMOS CIRCUITS	DORIS, BRUCE B.
10695748	Not Issued	030	10/30/2003		DORIS, BRUCE B
<u>10682430</u>	Not Issued	041	10/10/2003	HIGH PERFORMANCE LOGIC AND HIGH DENSITY EMBEDDED DRAM WITH BORDERLESS CONTACT AND ANTISPACER	DORIS, BRUCE BENNETT
10669727	Not Issued	071	09/25/2003	🖟 1.54.54.54.54.56.54.56.56.56.56.56.56.56.56.56.56.56.56.56.	DORIS, BRUCE B.
<u>10663471</u>	Not Issued	030	09/15/2003	SELF-ALIGNED PLANAR DOUBLE-GATE PROCESS BY SELF-ALIGNED OXIDATION	DORIS, BRUCE B.
10650229	Not Issued	030	08/28/2003		DORIS, BRUCE B.
<u>10605889</u>	Not Issued	041	11/04/2003	OXIDATION METHOD FOR ALTERING A FILM	DORIS, BRUCE B.

				STRUCTURE AND CMOS TRANSISTOR STRUCTURE FORMED THEREWITH	
10604190	Not Issued	041	06/30/2003	HIGH PERFORMANCE CMOS DEVICE STRUCTURES AND METHOD OF MANUFACTURE	DORIS, BRUCE B.
<u>10318600</u>	Not Issued	041	12/12/2002	ISOLATION STRUCTURES FOR IMPOSING STRESS PATTERNS	DORIS, BRUCE B.
<u>10314499</u>	6667197	150	12/06/2002	METHOD FOR DIFFERENTIAL OXIDATION RATE REDUCTION FOR N-TYPE AND P-TYPE MATERIALS	DORIS, BRUCE B.
<u>10301436</u>	<u>6686637</u>	150	11/21/2002	GATE STRUCTURE WITH INDEPENDENTLY TAILORED VERTICAL DOPING PROFILE	DORIS, BRUCE B.
10212938	Not Issued	093	08/05/2002	METHOD FOR BLOCKING IMPLANTS FROM THE GATE OF AN ELECTRONIC DEVICE VIA PLANARIZING FILMS	DORIS, BRUCE B
<u>10195596</u>	6657244	150	06/28/2002	:! _	DORIS, BRUCE B.
10160540	6709926	150	05/31/2002	HIGH PERFORMANCE LOGIC AND HIGH DENSITY EMBEDDED DRAM WITH BORDERLESS CONTACT AND ANTISPACER	DORIS, BRUCE BENNETT
10078779	6562713	150	02/19/2002	METHOD OF PROTECTING SEMICONDUCTOR AREAS WHILE EXPOSING A GATE	DORIS, BRUCE B.
10015239	6613602	150	12/13/2001	O	DORIS, BRUCE BENNETT
10000695	6509221	150	11/15/2001	METHOD FOR FORMING HIGH PERFORMANCE CMOS DEVICES WITH ELEVATED SIDEWALL SPACERS	DORIS, BRUCE B.
09938097	6642147	150	08/23/2001	METHOD OF MAKING THERMALLY STABLE PLANARIZING FILMS	DORIS, BRUCE B.
<u>09905233</u>	<u>6566210</u>	150	07/13/2001	· · · · · · · · · · · · · · · · · · ·	DORIS, BRUCE B.


				EMPLOYING ATOMIC OXYGEN ENHANCED OXIDATION	
09902830	6512266	150	07/11/2001	METHOD OF FABRICATING SIO2 SPACERS AND ANNEALING CAPS	DORIS, BRUCE B.
<u>09888160</u>	<u>6531365</u>	150	06/22/2001	ANTI-SPACER STRUCTURE FOR SELF-ALIGNED INDEPENDENT GATE IMPLANTATION	DORIS, BRUCE B.
09882250	<u>6586289</u>	150	06/15/2001	ANTI-SPACER STRUCTURE FOR IMPROVED GATE ACTIVATION	DORIS, BRUCE B
<u>09864974</u>	<u>6645867</u>	150	05/24/2001	STRUCTURE AND METHOD TO PRESERVE STI DURING ETCHING	DORIS, BRUCE B.
09841531	Not Issued	161	04/24/2001	FORMATION OF NOTCHED GATE USING A MULTI-LAYER STACK	DORIS, BRUCE B

Search and Display More Records.

	Last Name	First Name
Search Another:	DORIS	BRUCE B
Inventor		Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



Day: Friday Date: 9/3/2004 Time: 15:34:01

### **Inventor Name Search Result**

Your Search was:

Last Name = DORIS First Name = BRUCE

Application#	Patent#	Status	Date Filed	Title	Inventor Name 26
10605727	Not Issued	030	10/22/2003	METHOD FOR REDUCING SHALLOW TRENCH ISOLATION CONSUMPTION IN SEMICONDUCTOR DEVICES	DORIS, BRUCE B.
<u>10605726</u>	Not Issued	030	10/22/2003	METHOD AND MANUFACTURE OF THIN SILICON ON INSULATOR (SOI) WITH RECESSED CHANNEL AND DEVICES MANUFACTURED THEREBY	DORIS, BRUCE B.
<u>10605697</u>	Not Issued	041	10/21/2003	GATE STRUCTURE WITH INDEPENDENTLY TAILORED VERTICAL DOPING PROFILE	DORIS, BRUCE B
10605672	Not Issued	071	10/16/2003	HIGH PERFORMANCE STRAINED CMOS DEVICES	DORIS, BRUCE B.
<u>10605130</u>	Not Issued	030	09/10/2003	STRUCTURE AND METHOD FOR SILICIDED METAL GATE TRANSISTORS	DORIS, BRUCE B.
<u>10604907</u>	Not Issued	030	08/26/2003	THIN CHANNEL FET WITH RECESSED SOURCE/DRAINS AND EXTENSIONS	DORIS, BRUCE B.
10604382	Not Issued	093	07/16/2003	ULTRA-THIN CHANNEL DEVICE WITH RAISED SOURCE AND DRAIN AND SOLID SOURCE EXTENSION DOPING	DORIS, BRUCE B.
<u>10604196</u>	Not Issued	030	06/30/2003	METHODS OF PLANARIZATION	DORIS, BRUCE
10604097	Not Issued	030	06/26/2003	HYBRID PLANAR AND FINFET CMOS DEVICES	DORIS, BRUCE B.
10437370	Not Issued	030	05/13/2003	STRUCTURE AND METHOD TO PRESERVE STI DURING ETCHING	DORIS, BRUCE B.
<u>10375608</u>	Not Issued	030	02/27/2003	ANTI-SPACER STRUCTURE FOR IMPROVED GATE ACTIVATION	

<u>10345472</u>	Not Issued	095	01/15/2003	LOW-GIDL MOSFET STRUCTURE AND METHOD FOR FABRICATION	DORIS, BRUCE B.
10342423	Not Issued	094	01/14/2003	DAMASCENE METHOD FOR IMPROVED MOS TRANSISTOR	DORIS, BRUCE B.
10338930	<u>6780694</u>	150	01/08/2003	MOS TRANSISTOR	DORIS, BRUCE B.
<u>10338071</u>	6764883	150	01/07/2003	AMORPHOUS AND POLYCRYSTALLINE SILICON NANOLAMINATE	DORIS, BRUCE B.
10328234	Not Issued	090	12/23/2002	SELF-ALIGNED PLANAR DOUBLE-GATE PROCESS BY AMORPHIZATION	DORIS, BRUCE B.
<u>10318602</u>	Not Issued	092	12/12/2002	STRESS INDUCING SPACERS	DORIS, BRUCE B.
<u>10318601</u>	6717216	150	12/12/2002	FIELD EFFECT TRANSISTOR WITH STRESSED CHANNEL AND METHOD FOR MAKING SAME	DORIS, BRUCE B.
<u>10318600</u>	Not Issued	041	12/12/2002	ISOLATION STRUCTURES FOR IMPOSING STRESS PATTERNS	DORIS, BRUCE B.
<u>10304163</u>	Not Issued	094	11/25/2002	CMOS DEVICE STRUCTURE WITH IMPROVED PFET GATE ELECTRODE	DORIS, BRUCE B.
10250241	Not Issued	030	06/17/2003	HIGH-PERFORMANCE CMOS SOI DEVICES ON HYBRID CRYSTAL-ORIENTED SUBSTRATES	DORIS, BRUCE B.
<u>10250069</u>	Not Issued	061	06/02/2003	i <b>i</b>	DORIS, BRUCE B.
10250053	Not Issued	071	05/30/2003	METHOD OF FABRICATING SHALLOW TRENCH ISOLATION BY ULTRA-THIN SIMOX PROCESSING	DORIS, BRUCE B.
<u>10250047</u>	Not Issued	093	05/30/2003	:	DORIS, BRUCE B.
10249296	6790733	150	03/28/2003	PRESERVING TEOS HARD MASK USING COR FOR RAISED SOURCE-DRAIN INCLUDING REMOVABLE/DISPOSABLE SPACER	DORIS, BRUCE B

<u>08172974</u>	<u>5383354</u>	150	12/27/1993	PROCESS FOR MEASURING	DORIS ,				
				SURFACE TOPOGRAPHY USING	BRUCE B.				
				ATOMIC FORCE MICROSCOPY					
Inventor Search Completed: No Records to Display.									
·····	••••••••••••				***************************************				

Last Name First Name
Search Another: DORIS BRUCE
Inventor Search

To go back use Back button on your browser toolbar.

Back to PALM | ASSIGNMENT | OASIS | Home page



Day: Friday Date: 9/3/2004 Time: 15:34:14

### **Inventor Name Search Result**

Your Search was:

Last Name = BOYD First Name = DIANE

Application#	Patent#	Status	Date Filed	Title	Inventor Name 28
10795672	Not Issued	030	03/08/2004	HIGH PERFORMANCE CMOS DEVICE STRUCTURE WITH MID-GAP METAL GATE	BOYD, DIANE C
<u>10786901</u>	Not Issued	030	02/25/2004	CMOS SILICIDE METAL GATE INTEGRATION	BOYD, DIANE C.
<u>10725849</u>	Not Issued	030	12/02/2003	ULTRA-THIN SI CHANNEL MOSFET USING A SELF-ALIGNED OXYGEN IMPLANT AND DAMASCENE TECHNIQUE	BOYD, DIANE C
<u>10725848</u>	Not Issued	030	12/02/2003	ULTRA-THIN SI MOSFET DEVICE STRUCTURE AND METHOD OF MANUFACTURE	BOYD, DIANE C.
<u>10710736</u>	Not Issued	019	01/01/0001	ULTRA-THIN BODY SUPER-STEEP RETROGRADE WELL (SSRW) FET DEVICES	BOYD, DIANE C
<u>10710272</u>	Not Issued	019	01/01/0001	METHOD AND STRUCTURE FOR STRAINED FINFET DEVICES	BOYD, DIANE C.
10707018	Not Issued	030	11/14/2003	STRESSED SEMICONDUCTOR DEVICE STRUCTURES HAVING GRANULAR SEMICONDUCTOR MATERIAL	BOYD, DIANE C.
<u>10605889</u>	Not Issued	041	11/04/2003	OXIDATION METHOD FOR ALTERING A FILM STRUCTURE AND CMOS TRANSISTOR STRUCTURE FORMED THEREWITH	BOYD, DIANE C.
10604097	Not Issued	030	06/26/2003	HYBRID PLANAR AND FINFET CMOS DEVICES	BOYD, DIANE C
<u>10461821</u>	Not Issued	071	06/13/2003	FULLY-DEPLETED SOI MOSFETS WITH LOW SOURCE AND DRAIN RESISTANCE AND	BOYD, DIANE C.

					MINIMAL OVERLAP CAPACITANCE USING A RECESSED CHANNEL DAMASCENE GATE PROCESS	
***************************************	10300165	Not Issued	071		METHOD AND PROCESS TO MAKE MULTIPLE-THRESHOLD METAL GATES CMOS TECHNOLOGY	BOYD, DIANE C
	10202329	Not Issued	092		SOI WAFERS WITH 30-100 A BURIED OXIDE (BOX) CREATED BY WAFER BONDING USING 30-100 A THIN OXIDE AS BONDING LAYER	BOYD, DIANE C.
	<u>10127196</u>	6762469	150		HIGH PERFORMANCE CMOS DEVICE STRUCTURE WITH MID-GAP METAL GATE	BOYD, DIANE C.
	10084550	<u>6660598</u>	150		METHOD OF FORMING A FULLY-DEPLETED SOI (SILICON-ON-INSULATOR) MOSFET HAVING A THINNED CHANNEL REGION	BOYD, DIANE C.
	09866239	6353249	150		MOSFET WITH HIGH DIELECTRIC CONSTANT GATE INSULATOR AND MINIMUM OVERLAP CAPACITANCE	BOYD, DIANE CATHERINE
	09672185	<u>6440808</u>	150			BOYD, DIANE CATHERINE
	<u>09503926</u>	<u>6271094</u>	150		METHOD OF MAKING MOSFET WITH HIGH DIELECTRIC CONSTANT GATE INSULATOR AND MINIMUM OVERLAP CAPACITANCE	BOYD, DIANE CATHERINE
	<u>09488806</u>	<u>6245619</u>	150			BOYD, DIANE CATHERINE
		6143635			WITH IMPROVED IMPLANTS AND METHOD FOR MAKING SUCH TRANSISTORS	BOYD , DIANE C.
	09299137	6461529	150	04/26/1999	ANISOTROPIC NITRIDE ETCH	BOYD , DIANE

				PROCESS WITH HIGH SELECTIVITY TO OXIDE AND PHOTORESIST LAYERS IN A DAMASCENE ETCH SCHEME	C.
<u>09192137</u>	6221562	150	11/13/1998	RESIST IMAGE REVERSAL BY MEANS OF SPUN-ON-GLASS	BOYD, DIANE C.
<u>09082886</u>	6014422	250	05/21/1998	NOVEL METHOD FOR VARYING X-RAY HYBRID RESIST SPACE DIMENSIONS	BOYD , DIANE C.
<u>09026261</u>	6040214	150	02/19/1998	METHOD FOR MAKING FIELD EFFECT TRANSISTORS HAVING SUB-LITHOGRAPHIC GATES WITH VERTICAL SIDE WALLS	BOYD , DIANE C.
<u>09026094</u>	Not Issued	161	02/19/1998	FIELD EFFECT TRANSISTORS WITH IMPROVED IMPLANTS AND METHOD FOR MAKING SUCH TRANSISTORS	BOYD , DIANE C.
09026093	6593617	150	02/19/1998	FIELD EFFECT TRANSISTORS WITH VERTICAL GATE SIDE WALLS AND METHOD FOR MAKING SUCH TRANSISTORS	BOYD, DIANE C.
07786589	5299989	150	11/01/1991	ALL SURFACE TRAMPOLINE	BOYD , DIANE J.
<u>07730482</u>	Not Issued	161	07/16/1991	ALL SURFACE TRAMPOLINE	BOYD, DIANE J.
<u>07593652</u>	Not Issued	161	10/03/1990	TRAMPOLINES	BOYD , DIANE

Inventor Search Completed: No Records to Display.

	Last Name	First Name
Search Another:	BOYD	DIANE
Inventor		Search

To go back use Back button on your browser toolbar.

Back to  $|\underline{PALM}|$  ASSIGNMENT | OASIS | Home page

# PALM INTRANET

Day: Friday Date: 9/3/2004 Time: 15:34:28

### **Inventor Name Search Result**

Your Search was:

Last Name = IEONG First Name = MEIKEI

Application#	Patent#	Status	Date Filed	Title	Invent Name
60534916	Not Issued	020	01/07/2004	ENHANCEMENT OF ELECTRON AND HOLE MOBILITIES IN <110> SI UNDER BIAXIAL COMPRESSIVE STRAIN	IEONO MEIKI
10876155	Not Issued	020	06/24/2004	INTEGRATION OF STRAINED GE INTO ADVANCED CMOS TECHNOLOGY	IEONO MEIKI
10872605	Not Issued	020	06/21/2004	HYBRID SUBSTRATE TECHNOLOGY FOR HIGH-MOBILITY PLANAR AND MULTIPLE-GATE MOSFETS	IEONO MEIKI
10862073	Not Issued	020	06/04/2004	STRUCTURE AND METHOD TO FABRICATE ULTRA-THIN SI CHANNEL DEVICES	IEON( MEIKI
10830347	Not Issued	020	04/22/2004	STRAINED SILICON CMOS ON HYBRID CRYSTAL ORIENTATIONS	IEONO MEIKI
10799380	Not Issued	030		CMOS ON HYBRID SUBSTRATE WITH DIFFERENT CRYSTAL ORIENTATIONS USING SILICON-TO-SILICON DIRECT WAFER BONDING	IEONO MEIKI
10795672	Not Issued	030	03/08/2004	HIGH PERFORMANCE CMOS DEVICE STRUCTURE WITH MID-GAP METAL GATE	IEONO MEIKI
10732322	Not Issued	030	::	SECTIONAL FIELD EFFECT DEVICES AND METHOD OF FABRICATION	IEONO MEIKI
10725849	Not Issued	030	12/02/2003	ULTRA-THIN SI CHANNEL MOSFET USING A SELF-ALIGNED OXYGEN IMPLANT AND DAMASCENE TECHNIQUE	IEONO MEIKI
10725848	Not Issued	030		ULTRA-THIN SI MOSFET DEVICE STRUCTURE AND METHOD OF MANUFACTURE	IEONO MEIKI
10713971	Not Issued	030	11/14/2003	METHOD AND STRUCTURE OF A DISPOSABLE REVERSED SPACER PROCESS FOR HIGH PERFORMANCE RECESSED CHANNEL CMOS	IEONO MEIKI
10710736	Not Issued	019	01/01/0001	ULTRA-THIN BODY SUPER-STEEP RETROGRADE WELL (SSRW) FET DEVICES	IEONO MEIKI

	Issued			MANUFACTURING PLANAR SOI SUBSTRATE WITH MULTIPLE ORIENTATIONS	MEIKI
<u>10710273</u>	Not Issued	020	• •	ULTRA THIN BODY FULLY-DEPLETED SOI MOSFETS	IEONC MEIKI
10696634	Not Issued	041	10/29/2003	CMOS ON HYBRID SUBSTRATE WITH DIFFERENT CRYSTAL ORIENTATIONS USING SILICON-TO-SILICON DIRECT WAFER BONDING	IEONC MEIKI
<u>10674644</u>	Not Issued	094	09/30/2003	THREE DIMENSIONAL CMOS INTEGRATED CIRCUITS HAVING DEVICE LAYERS BUILT ON DIFFERENT CRYSTAL ORIENTED WAFERS	IEONC MEIKI
<u>10669898</u>	Not Issued	030	09/24/2003	METHOD AND APPARATUS FOR FABRICATING CMOS FIELD EFFECT TRANSISTORS	IEONC MEIKI
10663471	Not Issued	030	::	SELF-ALIGNED PLANAR DOUBLE-GATE PROCESS BY SELF-ALIGNED OXIDATION	IEONC MEIKI
10650229	Not Issued	030	08/28/2003	ULTRA THIN CHANNEL MOSFET	IEONC MEIKI
10647395	Not Issued	093	08/25/2003	ULTRA-THIN SILICON-ON-INSULATOR AND STRAINED-SILICON-DIRECT-ON-INSULATOR WITH HYBRID CRYSTAL ORIENTATIONS	IEONC MEIKI
10634446	Not Issued	092	08/05/2003	SELF-ALIGNED SOI WITH DIFFERENT CRYSTAL ORIENTATION USING WAFER BONDING AND SIMOX PROCESSES	IEONC MEIKI
<u>10604097</u>	Not Issued	030	::	HYBRID PLANAR AND FINFET CMOS DEVICES	IEONC MEIKI
10328285	Not Issued	041	12/23/2002	SELF-ALIGNED ISOLATION DOUBLE-GATE FET	IEONC MEIKI
<u>10328234</u>	Not Issued	090	•	SELF-ALIGNED PLANAR DOUBLE-GATE PROCESS BY AMORPHIZATION	IEONC MEIKI
<u>10250241</u>	Not Issued	030	06/17/2003	HIGH-PERFORMANCE CMOS SOI DEVICES ON HYBRID CRYSTAL-ORIENTED SUBSTRATES	IEONC MEIKI
<u>10250069</u>	Not Issued	061	::	STRUCTURE AND METHOD TO FABRICATE ULTRA-THIN SI CHANNEL DEVICES	IEONC MEIKI
<u>10242941</u>	Not Issued	164	09/13/2002	VARIABLE THRESHOLD VOLTAGE DOUBLE GATED TRANSISTORS	IEONC MEIKI
<u>10127196</u>	<u>6762469</u>	150	04/19/2002		IEONC MEIKI
10117959	6677646	150	04/05/2002	METHOD AND STRUCTURE OF A DISPOSABLE REVERSED SPACER PROCESS FOR HIGH PERFORMANCE RECESSED CHANNEL CMOS	IEONC MEIKI
09972172	6492212	150			IEONC MEIKI

				FABRICATION	:: :: :: :: ::
09886823	Not	041	06/21/2001	DOUBLE GATED TRANSISTOR AND	IEONC
	Issued			METHOD OF FABRICATION	MEIKI
<u>09886681</u>	Not	161	06/21/2001	MOSFET HAVING A VARIABLE GATE OXIDE	IEONC
	Issued			THICKNESS AND A VARIABLE GATE WORK	MEIKI
				FUNCTION, AND A METHOD FOR MAKING	
				THE SAME	•
<u>09866239</u>	6353249	150	05/25/2001	MOSFET WITH HIGH DIELECTRIC	IEONC
				CONSTANT GATE INSULATOR AND	MEIKI
				MINIMUM OVERLAP CAPACITANCE	
<u>09503926</u>	6271094	150	02/14/2000	METHOD OF MAKING MOSFET WITH HIGH	IEONC
				DIELECTRIC CONSTANT GATE INSULATOR	MEIKI
				AND MINIMUM OVERLAP CAPACITANCE	76 76 76 76 76 76 77

Inventor Search Completed: No Records to Display.

	Last Name	First Name
Search Another:	IEONG	MEIKEI
Inventor		Search

To go back use Back button on your browser toolbar.

Back to  $\ \underline{PALM}\ |\ \underline{ASSIGNMENT}\ |\ \underline{OASIS}\ |\ Home\ page$ 



## **PALM INTRANET**

Day: Friday Date: 9/3/2004 Time: 15:35:17

### **Inventor Name Search Result**

Your Search was:

Last Name = KANARSKY

First Name = THOMAS

Application#	Patent#	Status	Date Filed	Title	Inventor Name 21
10862073	Not Issued	020	06/04/2004	STRUCTURE AND METHOD TO FABRICATE ULTRA-THIN SI CHANNEL DEVICES	KANARSKY, THOMAS S.
10732322	Not Issued	030	12/10/2003	SECTIONAL FIELD EFFECT DEVICES AND METHOD OF FABRICATION	KANARSKY, THOMAS SAFRON
10713971	Not Issued	030	11/14/2003	METHOD AND STRUCTURE OF A DISPOSABLE REVERSED SPACER PROCESS FOR HIGH PERFORMANCE RECESSED CHANNEL CMOS	KANARSKY, THOMAS S
10650229	Not Issued	030	08/28/2003	ULTRA THIN CHANNEL MOSFET	KANARSKY, THOMAS S.
10604097	Not Issued	030	06/26/2003	HYBRID PLANAR AND FINFET CMOS DEVICES	KANARSKY, THOMAS S.
10300165	Not Issued	071	11/20/2002	METHOD AND PROCESS TO MAKE MULTIPLE-THRESHOLD METAL GATES CMOS TECHNOLOGY	KANARSKY, THOMAS S.
<u>10250069</u>	Not Issued	061	06/02/2003	STRUCTURE AND METHOD TO FABRICATE ULTRA-THIN SI CHANNEL DEVICES	KANARSKY, THOMAS S
10117959	6677646	150	04/05/2002	METHOD AND STRUCTURE OF A DISPOSABLE REVERSED SPACER PROCESS FOR HIGH PERFORMANCE RECESSED CHANNEL CMOS	KANARSKY, THOMAS S.
09824896	Not Issued	161	04/03/2001	PROCESS OF MANUFACTURING A DYNAMIC RANDOM ACCESS MEMORY DEVICE	KANARSKY, THOMAS S
09765562	Not Issued	161	01/19/2001	METHOD OF FORMING A BURIED BITLINE IN A	KANARSKY, THOMAS

				VERTICAL DRAM DEVICE	SAFRON
09702338	6583462	150	10/31/2000	VERTICAL DRAM HAVING METALLIC NODE CONDUCTOR	KANARSKY, THOMAS
<u>09651614</u>	6258661	150	08/30/2000	FORMATION OF OUT-DIFFUSED BITLINE BY LASER ANNEAL	KANARSKY, THOMAS S.
09394964	6333533	150	09/10/1999	TRENCH STORAGE DRAM CELL WITH VERTICAL THREE-SIDED TRANSFER DEVICE	KANARSKY , THOMAS S
<u>09287410</u>	6376873	150	04/07/1999	VERTICAL DRAM CELL WITH ROBUST GATE-TO-STORAGE NODE ISOLATION	KANARSKY , THOMAS S.
<u>09238729</u>	6218236	150	01/28/1999	METHOD OF FORMING A BURIED BITLINE IN A VERTICAL DRAM DEVICE	KANARSKY , THOMAS SAFRON
<u>09138442</u>	6238589	150	08/21/1998	COMPONENTS IN THE TIW	KANARSKY , THOMAS SAFRON
<u>09136586</u>	6207493	150	08/19/1998	FORMATION OF OUT-DIFFUSED BITLINE BY LASER ANNEAL	KANARSKY , THOMAS S
<u>08740569</u>	5759437	150	10/31/1996	ETCHING OF TI-W FOR C4 REWORK	KANARSKY , THOMAS S.
<u>08711433</u>	<u>5796168</u>	150	09/06/1996	METALLIC INTERCONNECT PAD AND INTEGRATED CIRCUIT STRUCTURE USING SAME WITH REDUCED UNDERCUT	KANARSKY , THOMAS S
08659459	5620611	150	06/06/1996	METHOD TO IMPROVE UNIFORMITY AND REDUCE EXCESS UNDERCUTS DURING CHEMICAL ETCHING IN THE MANUFACTURE OF SOLDER PADS	KANARSKY , THOMAS S.
<u>08460439</u>	5536388	150	06/02/1995	VERTICAL ELECTROETCH TOOL NOZZLE AND METHOD	KANARSKY , THOMAS S

Inventor Search Completed: No Records to Display.



Day: Friday Date: 9/3/2004 Time: 15:35:26

#### **Inventor Name Search Result**

Your Search was:

Last Name = KEDZIERSKI

First Name = JAKUB

Application#	Patent#	Status	Date Filed	Title	Inventor Name 7
10786901	Not Issued	030	02/25/2004	CMOS SILICIDE METAL GATE INTEGRATION	KEDZIERSKI, JAKUB T
10732322	Not Issued	030	12/10/2003	DEVICES AND METHOD OF	KEDZIERSKI, JAKUB TADEUSZ
10725851	Not Issued	030	12/02/2003	METHOD FOR INTEGRATION OF SILICIDE CONTACTS AND SILICIDE GATE METALS	REPRESENTE DE LA COMPANSION DE LA COMPAN
<u>10669898</u>	Not Issued	030	09/24/2003	**	KEDZIERSKI, JAKUB T.
<u>10604097</u>	Not Issued	030	06/26/2003	HYBRID PLANAR AND FINFET CMOS DEVICES	KEDZIERSKI, JAKUB T
<u>10300165</u>	Not Issued	071	11/20/2002	METHOD AND PROCESS TO MAKE MULTIPLE-THRESHOLD METAL GATES CMOS TECHNOLOGY	KEDZIERSKI, JAKUB TADEUSZ
09695532	6413802	150	10/23/2000	FINFET TRANSISTOR STRUCTURES HAVING A DOUBLE GATE CHANNEL EXTENDING VERTICALLY FROM A SUBSTRATE AND METHODS OF MANUFACTURE	KEDZIERSKI, JAKUB TADEUSZ

Inventor Search Completed: No Records to Display.

	Last Name	First Name	
Search Another:	KEDZIERSKI	JAKUB	
Inventor		Search	

To go back use Back button on your browser toolbar.